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   Background 
A 6 transistor (6T) complementary metal oxide 
semiconductor (CMOS) static random access memory 
(SRAM) cell includes 4 same type transistors (for 
example: n-type) and 2 additional transistors from the 
opposite type (for example: p-type).  There are 2 
inverters (including n- and p- transistor with drains and 
gate connected) designed back to back and 2 additional 
access transistors.  In a traditional implementation 
(shown at right) using field effect transistors (FET), 
current flows horizontally and a vertical-FET may be used.   
 
  Discussion 
The move from planar to FinFET technology is 
expected to continue in the future.  Current options 
include Nanosheet, Forksheet and Vertical FET 
architectures.  While vertical FET is attractive, the 
footprint is currently too large.  Improvement of the 
footprint of vertical FETs can be achieved if the vertical 
transistors can be stacked on top of each other with 
an easy integration path. 
The present disclosure relates to an integration 
solution allowing two vertical FET transistors to be 
stacked on top of each other using a monolithic 
process integration flow. Stacking two transistors on 
top of each other (instead of having them 
conventionally side-by-side) offers a key benefit with 
respect to footprint reduction. A 6T SRAM design 
(shown at right) includes 2 Vertical-FETs that are 
stacked.  A process flow (below) allows a 6T SRAM cell 
with an array of 3 pairs of transistors.  Each pair of 
transistors includes 2 vertical transistors stacked on top of each other.  The monolithic approach described 
below allows stacking of two vertical FET transistors using the Fin itself as a wall separation between the 























Schematic (Sx/Gx/Dx: Source/Gate/Drain of Transistor x) 
of a 3x2 VSFET SRAM cell
x
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The following is an example of an integration solution for a 6T SRAM with 2 Vertical-FETs that are stacked. 
SOI starting substrate and Fin formation 
4.1.3. SOI starting material 
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4.2.2.1. Conformal Deposit 
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4.2.2.3. Conformal Deposit 
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4.2.2.7. Conformal Deposit 
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4.2.2.9. Conformal Deposit 
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4.2.2.11. Planar Deposit 
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4.2.2.13. Expose Material 
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4.2.2.15. Remove Materials 
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4.2.12. Basic Etch 
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Dummy Gate module 
 
4.3.4. LTH Gate 
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4.3.9.4. RIE Oxide BT 
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4.3.9.6. Remove Materials 
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4.3.9.8. Oxide recess 
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4.3.9.13. Conformal Deposit 
 






Defensive Publications Series, Art. 4044 [2021]
https://www.tdcommons.org/dpubs_series/4044
Page 17 of 56 
VERTICAL STACKED FIELD EFFECT TRANSISTOR 
Benjamin VINCENT and Joseph ERVIN 
 
4.3.9.15. Basic Etch 
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4.3.9.20. LTH Gate 
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4.3.9.23. Basic Etch 
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4.3.9.25. Remove Materials 
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4.3.9.35. Basic Etch 
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4.4.3. Expose Material 
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4.4.6. Basic Etch 
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4.4.12. Planar Deposit 
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4.5.1. Planar Deposit 
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4.5.3. Expose Material 
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4.5.5. Remove Materials 
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4.5.8. Selective Epitaxy (Requires Advanced Modeling) 
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4.5.10. Stopping CMP 
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4.5.17. Conformal Deposit 
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4.5.19. Basic Etch 
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4.5.22. Expose Material 
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4.5.25. Planar Deposit 
 






VINCENT and ERVIN: Vertical Stacked Field Effect Transistor
Published by Technical Disclosure Commons, 2021
Page 34 of 56 
VERTICAL STACKED FIELD EFFECT TRANSISTOR 
Benjamin VINCENT and Joseph ERVIN 
 









Defensive Publications Series, Art. 4044 [2021]
https://www.tdcommons.org/dpubs_series/4044
Page 35 of 56 
VERTICAL STACKED FIELD EFFECT TRANSISTOR 
Benjamin VINCENT and Joseph ERVIN 
 
4.5.30. Basic Etch 
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4.5.37. Basic Etch 
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4.6.4. Expose Material 
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4.6.6. Basic Etch 
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4.6.8. Basic Etch 
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4.6.11. Remove Materials 
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4.6.18. Conformal Deposit 
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4.6.20. Conformal Deposit 
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4.6.22. Straight Deposit 
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4.6.25. Basic Etch 
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4.6.27. Basic Etch 
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4.6.29. Conformal Deposit 
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4.6.31. Conformal Deposit 
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4.6.33. Reference CMP 
 
 
SD Contact module 
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4.9.5. Basic Etch 
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4.9.32. Straight Etch 
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4.9.34. Reference CMP 
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Contact Via and separation module 
4.10.3. Expose Material 
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4.10.7. Planar Deposit 
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4.10.9. Expose Material 
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4.10.11. Remove Materials 
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4.10.13. Straight Etch 
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